

Deep Codesign in the Post-Exascale Computing Era

Jeffrey S. Vetter

With many contributions from ACSR Section, Colleagues, and Collaborators

Multicore World Wellington 14 Feb 2023

ORNL is managed by UT-Battelle, LLC for the US Department of Energy



https://www.ornl.gov/section/advanced-computing-systems-research (https://j.mp/acsrs)

ORNL is managed by UT-Battelle for the US Department of Energy

vetter@computer.org

Highlights

15 years to go from Exascale ideation to deployment

Many reports and predictions

Exascale status

What did we get right, get wrong, overlook? Post Exascale

Heterogeneous systems enabled by heterogeneous integration and Chiplets

Codesign becomes CRITICAL Abikso

New microelectronics codesign project attempting deep codesign from algorithms to materials



Exascale Reports (and predictions) from 2007 to 2014

Modeling and Simulation at the Exascale for Energy and the Environment

H		Report on the Advanced Town Ha	ExaScale Computing Study:							
H.	Simulatio	on and Modeling at the Exa		BRIDGING THE GAD						
		and Glob	0, 0							
			Achieving Exascale Systems							
\sim	Co-Chairs:	Lawrence Berkeley Nation		SCIENTIFIC GRAND CHALLENG	ES: CROSSCUTTING					
		Oak Ridge National Labor Argonne National Laborat	Peter Kogge, Editor & Study Lead	TECHNOLOGIES FOR COMPUTI						
	Office of	Algonne National Eabora	Keren Bergman	TECHNOLOGIES FOR COMPOTI	NG AT THE EXASUALE					
	Advanced		Shekhar Borkar							
	Scientific Computing Research Contact:	Michael Strayer	Dan Campbell William Carlson	Report from the Workshop Held	February 2-4, 2010					
	Special Assistance		William Dally	Sponsored by the U.S. Department of Energy, O	ASCAC Subcommittee for the Top Te	Encode December Challenner				
	Technical:	Lawrence Berkeley Nation		Research, Office of Science; and the Office of A	ASCAC Subcommittee for the Top Te	en Exascale Research Unallenges				
		Deb Agarwal, David Bailey, William Collins, Nikos Kyrpi		National Nuclear Security Administration						
		Peter Nugent, Leonid Olike		,,	Subcommittee Chair		The International Journal of High			
		Lin-Wang Wang, Michael W	Kerry Hill	Chair, David L. Brown	Robert Lucas (University of Southern Californ	ⁱⁱ The International Exascale Software	Performance Computing Applications 25(1) 3–60			
		Oals Bildes National Labor	L True	Lawrence Livermore National Laboratory			© The Author(s) 2011			
		Oak Ridge National Labor Eduardo D'Azevedo, David				Project roadmap	Reprints and permission: sagepub.co.uk/journalsPermissions.nav			
		James Hack, Victor Hazlew	Stephen Keckler	Chair, Paul Messina		, .	DOI: 10.1177/1094342010391989 hpc.sagepub.com			
		Bronson Messer, Anthony M	Dean Klein	Argonne National Laboratory	Subcommittee Members		(\$)SAGE			
		B. (Rad) Radhakrishnan, N Jeffrey Vetter, Gilbert Weiga			James Ang (Sandia National Laboratories)	Jack Dongarra, Pete Beckman, Terry Moore, Patrick				
		bonnoy rotton, onbort tronge	Mark Richards	Theme I: Domain Science and System Architecture	Keren Bergman (Columbia University)	Giovanni Aloisio, Jean-Claude Andre, David Barkai,	Aerts,			
		Argonne National Laborat	Al Scarpelli	Dringing Land Bayid Kayas	0 (Jean-Yves Berthou, Taisuke Boku, Bertrand Braunsch	weig			
		Raymond Bair, Pete Beckm Ed Frank, Ian Foster, Willia		Principal Lead, David Keyes King Abdullah University of Science and Technology a	Shekhar Borkar (Intel)	Franck Cappello, Barbara Chapman, Xuebin Chi, Alok				
		Robert Jacob, Kenneth Ker		King Abdullan University of Science and Technology a	William Carlson (Institute for Defense Analyses)	Thom Dunning, Sandro Fiore, Al Geist, Bill Gropp, Rot				
		Jorge Moré, Lois McInnes,	Thomas Sterling	Co-Lead, John Morrison	Laura Carrington (UC, San Diego)	Michael Heroux, Adolfy Hoisie, Koh Hotta, Zhong Jin,				
		Michael Papka, Robert Ros	R. Stanley Williams	Los Alamos National Laboratory	George Chiu (IBM)	Sanjay Kale, Richard Kenway, David Keyes, Bill Kramer,	· •			
	Administrative:	Lawrence Berkeley Nation			Robert Colwell (DARPA)	Thomas Lippert, Bob Lucas, Barney Maccabe, Satoshi				
		Oak Ridge National Labor		Co-Lead, Robert Lucas	William Dally (NVIDIA)	Peter Michielse, Bernd Mohr, Matthias S. Mueller, Wolfg				
		Argonne National Laborat	September 28, 2008	University of Southern California	Jack Dongarra (U. Tennessee)	Michael E Papka, Dan Reed, Mitsuhisa Sato, Ed Seidel,				
	Publication:	Oak Ridge National Labor	1 7		Al Geist (ORNL)	Marc Snir, Thomas Sterling, Rick Stevens, Fred Streitz	, Bob Sugar, Shinji Sumimoto,			
		Argonne National Laborat	This work was sponsored by DARPA IPTO i	Co-Lead, John Shalf	Gary Grider (LANL)	William Tang, John Taylor, Rajeev Thakur, Anne Trefe	ethen, Mateo Valero,			
	Editorial:	Oak Ridge National Labor		Lawrence Berkeley National Laboratory	Rud Haring (IBM)	Aad van der Steen, Jeffrey Vetter, Peg Williams, Rober	rt Wisniewski and Kathy Yelick			
	Editorial	Argonne National Laborat		Theme III Sustem Coffusion						
			Government's approval or disapproval of its i	Theme II: System Software	Jeffrey Hittinger (LLNL)					
	This report is available	on the web at http://www.sc.d		Principal Lead. Pete Beckman	Adolfy Hoisie (PNLL)	Abstract				
	This report is available on the web at http://www.sc.		N	Argonne National Laboratory	Dean Klein (Micron)	Over the last 20 years, the open-source community has provided more and more software on which the world's high-				
				,	Peter Kogge (U. Notre Dame)	performance computing systems depend for performance and productiv				
			Using Government drawings, specifications,	Co-Lead, Ron Brightwell	Richard Lethin (Reservoir Labs)	dollars and years of effort to build key components. However, although th ments have been tremendously valuable, a great deal of productivity has a				
			purpose other than Government procurement	Sandia National Laboratories	Vivek Sarkar (Rice U.)	coordination, and key integration of technologies necessary to make them				
			The fact that the Government formulated or s does not license the holder or any other perso		Robert Schreiber (Hewlett Packard)	within individual petascale systems and between different systems. It see				
			manufacture, use, or sell any patented inventi	Co-Lead, Al Geist	John Shalf (LBNL)	development model will not provide the software needed to support the	unprecedented parallelism required for peta/			
				Oak Ridge National Laboratory	Thomas Sterling (Indiana U.)	exascale computation on millions of cores, or the flexibility required to exp				
			APPROVED FOR PUBLIC RELEASE, DIS		Rick Stevens (ANL)	as transactional memory, speculative execution, and graphics processing community to prepare for the challenges of exascale computing, ultimately				
				Theme III: Programming Models and Environment	THOR DUCTORD (TITLE)	national Exascale Software Project.	company their enorts in a coordinated inter-			
				Principal Lead, Jeffrey Vetter				$\left \right\rangle$		
				Oak Ridge National Laboratory and Georgia Institute of	Technology	Keywords				
					- connoisegy	exascale computing, high-performance computing, software stack				
			-					ABA		
						Table of Contents		GF		

I. Introduction

3.1 Technology Trends

2. Destination of the IESP Roadmap

3. Technology Trends and their Impact on Exascale


6 atory

7

8

8

DOE HPC Roadmap to Exascale Systems



Frontier System


System

- 74 compute racks
- 29 MW Power Consumption
- 9,408 nodes
- 9.2 PB memory (4.6 PB HBM, 4.6 PB DDR4)
- Cray Slingshot network with dragonfly topology
- 37 PB Node Local Storage
- 716 PB Center-wide storage
- 4000 ft^2 foot print

Frontier Cabinet

Olympus rack


- 128 AMD nodes
- 8,000 lbs
- Supports 400 KW



Frontier Node

AMD extraordinary engineering

- 1 AMD "Trento" CPU (optimized Milan)
- 4 AMD MI250X GPUs
- 512 GiB DDR4 memory on CPU
- 512 GiB HBM2e total per node
- 4 Cassini NICs connected to the 4 GPUs



All water cooled, even DIMMS and NICs

OAK RIDGE NATIONAL LABORATORY'S FRONTIER SUPERCOMPUTER



- 74 HPE Cray EX cabinets
- 9,408 AMD EPYC CPUs, 37,632 AMD GPUs
- 700 petabytes of storage capacity, peak write speeds of 5 terabytes per second using Cray Clusterstor Storage System
- 90 miles of HPE Slingshot networking cables



1.1 exaflops ofperformance on theMay 2022 Top500.





62.04 gigaflops/watt power efficiency on a single cabinet. 52.23 gigaflops/watt power efficiency on the full system.




6.88 exaflops on the HPL-AI benchmark.



Sources: May 30, 2022 Top500 release

Exascale Computing Project has three technical areas to meet national goals




25 applications ranging from national security, to energy, earth systems, economic security, materials, and data 80+ unique software products spanning programming models and run times, math libraries, data and visualization 6 vendors supported by PathForward focused on memory, node, connectivity advancements; deployment to facilities

XASCALE OMPUTING ROJECT

https://www.exascaleproject.org/

Extreme-scale Scientific Software Stack (E4S)

- <u>E4S</u>: HPC software ecosystem a curated software portfolio
- A **Spack-based** distribution of software tested for interoperability and portability to multiple architectures
- Available from source, containers, cloud, binary caches
- Leverages and enhances SDK interoperability thrust
- Not a commercial product an open resource for all
- Growing functionality: May 2022: E4S 22.05 100+ full release products





https://spack.io Spack lead: Todd Gamblin (LLNL)



https://e4s.io

E4S lead: Sameer Shende (U Oregon)

Also includes other products, e.g., AI: PyTorch, TensorFlow, Horovod Co-Design: AMReX, Cabana, MFEM



ECP is Improving the LLVM Compiler Ecosystem



COMTLER INTRASTRO											COMTTEER THIRASTRUCTU	
LLVM		+ SOLLVE		+ PROTEAS-TUNE		+ FLANG		+ HPCToolkit		+ NNSA		Vendors
 Very popular open- source compiler infrastructure Permissive license Modular, well- defined IR allows use by a lot of different languages, ML frameworks, etc. Backend infrastructure allowing the efficient creation of backends for new (heterogeneous) hardware. A state-of-the-art C++ frontend, CUDA support, scalable LTO, sanitizers and other debugging capabilities, and more. 		 Enhancing the implementation of OpenMP in LLVM Unified memory Prototype OMP features for LLVM OMP Optimizations OMP test suite Tracking OMP implementation quality Training 		 Core optimization improvements to LLVM OpenMP offload OpenACC capability for LLVM Clacc Flacc Autotuning for OpenACC and OpenMP in LLVM Integration with Tau performance tools SYCL characterizing and benchmarking Kokkos offloading 		 Developing an open- source, production Fortran frontend Upstream to LLVM public release Support for OpenMP and OpenACC Recently approved by LLVM Initial implementation of serial F77 compiler for CPUs under review 		 Improvements to OpenMP profiling interface OMPT OMPT specification improvements Refine HPCT for OMPT improvements 		Enhancing LLVM to optimize template expansion for FlexCSI, Kokkos, RAJA, etc. Flang testing and evaluation Kitsune and Tapir	• N 2 • N 2 • C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Increasing dependence on LLVM Many vendors import and redistribute LLVM Contributions and collaborations with many vendors through LLVM •AMD •AMD •ARM •Cray •HPE •IBM •Intel •NVIDIA
The LLVM Compiler Infrastructure LVM Overview LVM Overview LVM Overview LVM Overview LUM Overview Lum State and				 Leading LLVM-DOE fork 							VIR.	T U A L
Likh The State Term State and an application manage magnetic of supports in the data of supports in the support support support is a support of the support is a	an Git. d in Git. d in Git. d in Git. d in Git. Soft Soft timizer. sof	why demind all 2019 through recomposed M Software System Avanzelf to the system and the 2012 Staff recomposed by the system and the system of the system and the system of the system of the system and the system of the system of the system and the system of the system Stafful M Mgration Theorem System System Demonstration Stafful St			her ECP activities with LLVM emerging organically.							TING
In the second seco												

ECP personnel had 10+ presentations at the 2020 Dev Meeting

93

CAK RIDGE National Laboratory

KokkACC: Enhancing Kokkos with OpenACC


The Science

This study set out to improve the programming productivity and capacity of Kokkos programing model, the reference programing model for performance portability, by using OpenACC. Due to the descriptive nature of OpenACC, the new OpenACC back end of Kokkos is not only simpler to implement, but also cheaper to maintain than other back ends such as CUDA or HIP, which are typically not designed to deal with Kokkos highlevel programing constructs.

The Impact

This study was awarded best paper by the Ninth Workshop on Accelerator Programming Using Directives, at the International Conference for High Performance Computing, Networking, Storage, and Analysis 2022.

The OpenACC's integration with Kokkos has provided new capacities that enhance Kokkos with new capacities in terms of performance, portability, heterogeneity and autotuning. The result, KokkACC, has proven faster than OpenMP-Target and CUDA back ends by as much as an order of magnitude on some of the most important ECP applications, such as LAMMPS or Lulesh.



This graphic illustrates the run time of different Kokkos back ends; OpenACC (KokkACC), OpenMP-Target and CUDA on highperformance computing runs of the ECP LULESH code on one ORNL's SUMMIT supercomputer.

PI/Facility Lead(s): Jeffrey S. Vetter, Pedro Valero-Lara ASCR Program/Facility: ECRP Funding: ASCR, ECP Publication(s) for this work: Pedro Valero-Lara, et al., "KokkACC: Enhancing Kokkos with OpenACC," Ninth Workshop on Accelerator Programming Using Directives, International Conference for High Performance Computing, Networking, Storage, and Analysis 2022. DOI: 10.1109/WACCPD56842.2022.00009

94

Predictions

- "It's tough to make predictions, especially about the future" – Yogi Berra
- "Prediction is very difficult, especially about the future" -- Niels Bohr



How did our predictions play out?

ECP Panel at ECP AHM in May 2022


Jeffrey Vetter (ORNL), Moderator Pete Beckman (ANL) Jack Dongarra (UTK, ORNL) Bob Lucas (Ansys) Kathy Yelick (UCB)

Hits

- System power came in at O(20MW) not O(1GW)
- Few major software rewrites / evolution
 - So far, FORTRAN -> C++ is the main conversion
- ECP included applications, software, and hardware
 - ~70 teams, ~1000 researchers
 - IESP
- Concurrency (1B-way parallelism)
- Open-source software

Misses

- Systems deployed 4+ years later than expected (of 2018)
- Programming systems are multiplying and immature/incomplete
- Hardware diversity
- Resiliency and fault tolerance
- Dwindling number of vendors capable of \$100M+ procurements



Overlooked

- Productive programming models (ala AI/ML): Python, Jupyter, Julia
- Cost of ECP + NRE + Procurements approaches ~\$4B USD
- AI/ML is not predicted (or even mentioned)
- Cloud deployment models
- Green/sustainable computing






Pondering Post-Exascale Computing


• Thinking about the next 10-15 years




TOP500 Macro View




Important Architectural Trends




- Improved yields
- Heterogeneous integration
 - Integration of *many* different technologies into the same package
- CHIPS and Science Act





Specialization using Standards

- Proprietary chiplets already here
- Ecosystems and standards are underway
 - CXL, UCIe, BoW, ...
- Open-source Tools and IP
 - RISC-V, OpenLane, Silicon Compiler, etc
- Open foundries
- Codesign will be more important than ever
- Extreme Heterogeneity




AMD is extending its custom chip design services even as it aims to offer a portfolio that's close and personal to its client's requirements. During its latest analyst day meeting, AMD Chief Technical Officer (CTO) Mark Papermaster spoke

Reimagining Codesign

Four priority research directions

- Drive Breakthrough Computing Capabilities with Targeted Heterogeneity and Rapid Design
- Software and Applications that Embrace Radical Architecture Diversity
- Engineered Security and Integrity from Transistors to Applications
- Design with Data-Rich Processes
- We must make <u>codesign</u> agile, more accurate, and use real workloads





Abisko: Microelectronics Codesign Project


 Aaron Young, Prasanna Date, David Brooks, Farah Fahim, Frank Liu, Gu-Yeon Wei, Holland Hysmith, Anton levlev, Kevin Cao, Shruti Kulkarni, Sung-Kyu Lim, Petro Maksymovych, Marc Gonzales Tallada, Matthew Marinella, Narasinga Rao Miniskar, Nhan Tran, Pruek Vannalampikul, Catherine Schuman, Bobby Sumpter, Alec Talin, Jeffrey Vetter





This research is funded by the DOE Office of Science Research Program for Microelectronics Codesign (sponsored by ASCR, BES, HEP, NP, and FES) through the Abisko Project with program managers Robinson Pino (ASCR), Hal Finkel (ASCR), and Andrew Schwartz (BES).








API, Motifs



Abisko Microelectronics Codesign Overview



- 1. Develop better techniques for codesign from algorithms to devices and materials
- 2. Design Spiking Neural Network chiplet that can be integrated with contemporary computer architectures
- 3. Explore new devices and materials for the SNN chiplet (neuron, synapse, plasticity, etc.)
- 4. Design language abstractions and runtime support for SNN chiplet




Source: Wikipedia

Motivation

Applications


Motifs, Composition

TransportationCMS Sensors






Slide courtesy of F. Fahim (FermiLab)




21

Pixel Detector: Proposed ML implementation


Digital neuromorphic implementation




Analog – Mixed Signal implementation using floating gates or memristive cross-bar arrays



- Ability to work in the latent space (downstream resources)
- Reconfigurability vs. pruning?
- On-chip inference vs. on-chip training?
- Light weight models?
- Can lead to self calibrating detectors?





Source: Wikipedia

Algorithms: Developing SNN Encoding and Configuration





Figure 1. End-to-end in-pixel filtering of particle charge clusters into high pT or low pT samples. Each real-valued incoming signal from the 13×21 array is converted into spike streams. The inter-spike times are related to the rise and fall time of the signal waveform. There are two input spike channels per sensor waveform: one corresponding to the rising edge (in brown) and another for the falling edge (in cyan).





Example Virtual Neuron in Aurora eDSL

```
(1)
      def x_pos("x_pos", Layer); // positive number X
(2)
      def bits_pos("bits_pos", Layer); // positive bit neurons
(3)
      use create neuron("create neuron", (Real=0, Real=-1.0) ->* LIF);
(4)
     x pos[0,positive precision-1] = create neuron(0);
(5)
      bits_pos[0,positive_precision][0] = create_neuron(0);
      bits pos[0, positive precision][1] = create neuron(1);
(6)
(7)
      bits pos[1, positive precision][2] = create neuron(2);
(8)
      var range(Range);
(9)
      range = (0, positive precision-1);
(10) Connect(x_pos[range],
               bits_pos[range][0 11) = Svnapse("weight" m = 1.0.
                               Collapse Section
                                                "delay" m = Real(range+1));
(11) Connect(x pos[1, positive precision-1],
               bits_pos[range][2]) = Synapse("weight"_m = 1.0,
                                              "delay" m = Real(range+1));
```

Figure 6. Extract of Virtual Neuron graph specification in *Aurora*. Layers are defined and combined with *Range* type variables, which generates *Views* of the nodes in the graph layers. Usage of *Connect* operator to connect elements in the graph. Usage of *Synapse* type, which is a derived type from *EdgeType* native type in *Aurora*.





Figure 7. Aurora definition of a function to generate a LIF instance and update internal parameters of the LIF data model.






Chiplet Architectures

- Design an (analog) SNN chiplet that can be easily integrated with contemporary technologies
 - Heterogeneous integration with mixed processes
 - Compatible with existing processes
- Extensive advances in chiplets, packaging, and heterogeneous integration recently
 - Open Domain-Specific Architecture
 - UCIe, BoW, TSMC SoIC-CoW, Intel Foveros
- Using open architecture to explore chiplet designs: RISC-V, OpenLane









Design of 2.5D Chiplet for Neuromorphic Computing (1)

Element Types:



Design of 2.5D Chiplet for Neuromorphic Computing (2)




Drain

Channel

ASIC Flow for Digital NN Inference (baseline)

- Investigate the performance of fully customized ASIC design for ultra-fast NN inference
- Model details:
 - Fixed NN architecture with quantized weights
 - Experimented with 2bit or 3bit of inputs (limited by FermiLab implementation)
- Flow:
 - Vitis HLS to generate RTL
 - Catapult logic synthesis
 - Customized backend layout tool (incl. tech mapping, placement and routing)
- Achieved clock frequency of 1~ 2GHz in a 28nm technology









Figure 15. Placement comparison between 2D and 3D designs. SRAM arrays are placed on the sides in 2D and on the top tier in the 3D case. The modules are colored as conv0 (red), pool (yellow), conv1 (blue), dense0 (green), and dense1 (white).







Devices and Circuits

- Goals
 - Harness the interplay between mobile defects (ions and vacancies) and electronic properties to realize functional elements for spiking and non-spiking analog neuromorphic networks
 - Create and validate small network models; generate device and network data for co-design
 - Understand and mitigate radiation induced degradation mechanisms at the device and circuit level




Experimental TaOx ReRAM Conductance Distributions






Characterizing Candidate Materials for Neuromorphic Computing

Microwave Microscopy of VO_{2-x}



3 GHz conductance of ECRAM channel



- Quantitative
- Interpretable
- Non-invasive




Figure 20. ECRAM device. (a) Schematic and cross-section TEM of WO_{3-x} ECRAM cell. (b) Analog switching characteristics that demonstrate high state density. (c) ECRAM retention characteristics when the gate and channel are shorted at 200°C. (d) Comparison of retention times of WO_{3-x} ECRAM with filament-based ReRAM and past TiO_x-based ECRAM. (Yi et al. 2022) Copyright 2022, Wiley.



Conclusions



Recap

- Exascale is here!
- Our predictions were reasonably accurate, but we completely missed some
 - AI/ML
 - Programming systems remain major challenge
- Post-exascale
 - Heterogeneous integration and Chiplet architectures are vastly diversifying the architectural landscape
 - Post exascale will be accelerated by recent major semiconductor investments
- <u>Deep codesign is critical</u> moving beyond Exascale
 - Abisko is a new microelectronics codesign project developing a chiplet for analog SNN

- Visit us (post COVID ©)
 - We host interns and other visitors year round
 - Faculty, grad, undergrad, high school, industry
- Jobs at ORNL
 - Visit <u>https://jobs.ornl.gov</u>
- Contact me <u>vetter@ornl.gov</u>
- Experimental Computing Lab
 - Lots of emerging archs
 - https://excl.ornl.gov

